

Removed from Service
9-26-83



manual

VERSION-1.0



FAX™

CREDITS

Press Start

One or Two Players

A ONE PLAYER CHALLENGE

A TWO PLAYER RACE

depending on the number of coins dropped into the coin slot, or the number of credits awarded for each coin..

6. Press one or two player start and play the game to verify that all screen images are displayed as described in Part II C, Game Play Mode.

If assistance or repairs are necessary, contact the Exidy's Customer Service Department, (800) 538-8402.

D. ADJUSTMENTS

1. Power Supply Information and Adjustments

All DC Power required to operate FAX™ is supplied in the Exidy Power Supply Module. These supply outputs are as follows:

+5v DC	@	6 amps
-5v DC (Not used)	@	1 amp
+12v DC (HI)*	@	3 amps
+12v DC (LO)*	@	1 amp
-12v DC (HI)*	@	3 amps
-12v DC (LO)*	@	1 amp

* (HI) refers to "high current"

* (LO) refers to "low current"

CAUTION: Only certified technicians should make adjustments on all components of FAX™. Only the +5v DC is adjustable. This must be adjusted to:

+5.00v DC +/- .1v

as measured on the Main Logic PCB near the 6502 Microprocessor (location 2A).

2. Audio Board Adjustments

The following drawing points out the three individual audio adjustments and the location of the DIP switch. The audio board rides piggyback on the logic board, mounted on the back wall of the game.

4. Visually verify that all the integrated circuit devices (IC's) plugged into sockets are properly seated and that no IC pins are bent or misaligned.

If you find any damage during this inspection, file a claim with the carrier. Send a complete report of the damage to Exidy Inc.

B. INSTALLATION

Planning the location of the game should involve both physical and electrical considerations. Such physical considerations concern the placement of the equipment with respect to these clearances:

Height: 55.50 inches, 140.2 cm.
Width: 37.25 inches, 94.5 cm.
Depth: 24.00 inches, 61.0 cm.

An indoor, relatively dust-free environment is necessary, with proper conditions required of any electrical device. Electrical considerations include availability of an AC outlet with the correct voltage and frequency. You should consider the working space required for technicians and operators including access to the rear of the game.

NOTE:

The cabinet must be within seven feet of an AC outlet. Be certain that a ground jack or terminal is available at the outlet.


CAUTION:

DO NOT remove the AC ground prong from the plug. Doing so voids your warranty!

C. PRELIMINARY CHECKOUT PROCEDURE

After properly installing FAX™, we suggest following this procedure to check its operation:

1. Connect the AC power plug into the AC outlet.
2. Once powered up, after five seconds of silence, a quick beep sounding like an organ chord, is heard. This is part of the Exidy Audio Diagnostic Test. A single beep indicates all is well with the audio board. If more than one beep is heard, refer to Part II, Automatic Diagnostic Test Mode.
3. Allow 8-10 seconds to pass for the CRT to warm up.
4. Observe the TV monitor display. After Exidy Diagnostic Test are completed assure the correct attract mode is present on the screen, as described in Part II B, Attract Mode. If the FAX™ display is incorrect, contact Exidy's Customer Service Department.
5. Insert the appropriate coin or token into each of the coin slots. The message in the attract mode will flash the following lines:



3. Operator Selectable Options

FAX™ has several switch selectable options controlled by an 8-position DIP switch located on the main logic board at position 16A. This switch is accessible through the left front door of the game.

FAX™ is shipped with the DIP switch already set for optimum dollar return, that is 48 seconds game clock 3:12 play time with 36 seconds bonus clock time at 13,000 point level. Actual game time play for the average player will be approximately 2 to 4 times the game clock time as the game clock (bottom of screen) starts and stops at various times throughout the play of a game. The game clock starts when the answer to the first question appears on the screen, and stops when a player (both players in a two player game) selects an answer, right or wrong. This sequence is repeated for all questions. Should you decide to change the settings, you may select any of the following options by setting the proper switches accordingly:

a. COINAGE		Switch 4	Switch 5	Switch 8
F/S	1 Coin - 1 Credit	OFF	OFF	OFF
	2 Coins - 1 Credit	OFF	ON	OFF
	1 Coin - 2 Credits	ON	OFF	OFF
	1 Coin - 4 Credits	ON	ON	OFF
	1 Coin - 3 Credits	OFF	ON	ON
	OR			
	2 Coins - 7 Credits			
	1 Coin in Left Slot- 1 Credit, 1 Coin in Right Slot- 5 Credits*	OFF	OFF	ON
	1 Coin in Left Slot- 1 Credit, 1 Coin in Right Slot- 4 Credits*	ON	OFF	ON
	2 Coins in Left Slot- 1 Credit, 1 Coin in Right Slot- 3 Credits*	ON	ON	ON

b. GAME TIMES				Switch 6	Switch 7
	Game Clock Time	Approx. Play Time	Bonus Time		
	:32	2:08	:24	OFF	OFF
F/S	:48	3:12	:36	ON	OFF
	1:04	4:16	:48	OFF	ON
	1:12	4:48	1:04	ON	ON

c. BONUS TIME (Extra time awarded when selectable number of points are made. Max- imum of 2).		Switch 2	Switch 3
	8,000	OFF	OFF
F/S	13,000	ON	OFF
	18,000	OFF	ON
	25,000	ON	ON

* Requires dual harness.
F/S=factory setting.
switch 1 is not used and should be off.

FREEPLAY: For those wishing to demonstrate FAX™, a freeplay mode may be achieved by turning switches 2 through 8 ON.

II. MODES OF OPERATION

A. AUTOMATIC SELF-TEST MODE

FAX™ automatically tests the logic data and audio boards on power up. To run the Control and Color Test, activate the coin switch while powering up.

You may bypass both diagnostic modes by depressing either the one or two player start button while powering up. After 8 seconds of the message "STAND BY VERSION X", (where X is a number representing the software version) the Attract Mode appears.

1. LOGIC DIAGNOSTIC TESTS

a. The RAM Test

When FAX™ is first turned on, a processor and video RAM test are done. If the RAM passes, it goes immediately into the EPROM test, without a message indicating it passed the RAM test.

If a RAM chip fails, an attempt is made to indicate the RAM chip where a failure was detected. Since the screen depends on a properly functioning RAM, this indication may not be displayed. A failed RAM may be indicated by a digit from 0 to 3 in every position on the screen. The code for these digits is as follows:

Number on Screen	RAM chip to check on logic board	Number on Screen	Location on Plane Interface board
0	4A,5A (2114)	3	U1 (6116)
1	7B,8B (2114)		
2	9C (6116)		

The RAM test cycles if the failure is persistent

b. The EPROM Test

If the RAM test passes, the EPROM test begins. The message "PROGRAM EPROM CRC TEST" first appears on the screen to indicate the FAXTM program logic Eproms are been tested. One by one, "X"s appear on the screen. Each X indicates half of a 2732 EPROM, in locations 13A through 6A, on the logic board has passed the diagnostic test. Note that each EPROM is represented by two X's. To indicate the FAXTM Questions and Answer Data Eprom's are been tested. After 16 X's appear the message "DATA EPROM CHECKSUM TEST" appears on the screen. Again X's will appear to indicate 2764 EPROMS in locations 1C through 8C, 1B through 8B and 1A through 8A on the MEMORY EXPANSION & I/O BOARD*, have passed the diagnostic test. Each EPROM is represented by one X with the first X assigned to 1C and the last to 8A.

If any failure is detected during the EPROM test, an alpha/numerical digit appears instead of "X" with a "BAD EPROM" message. The key for which chip to check is as follows:

DATA EPROM CHECKSUM TEST

Ø 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N

1C 3C 5C 7C 1B 3B 5B 7B 1A 3A 5A 7A
2C 4C 6C 8C 2B 4B 6B 8B 2A 4A 6A 8A

PROGRAM EPROM CRC TEST

Ø1 23 45 67 89 AB CD EF
13A 12A 11A 10A 9A 8A 7A 6A

*NOTE: All locations may not
be filled depending on
the amount of memory
required. (I.E. 7A and
8A are presently empty.)

2. AUDIO DIAGNOSTIC TESTS

While the Logic Board tests are underway, the Audio board is also being checked.

Five seconds after power on, one or more quick beeps, like an organ chord, are heard. This is part of the Exidy Audio Diagnostic Test. The number of beeps that sound indicate different conditions of the Audio board. The following code is an indication only, of where to first check the Audio Board. Because this diagnostic test only evaluates certain components, other circuitry is relied upon for the test. Should this other circuitry fail, the diagnostic test may not, then, point directly to the failure. Please use the results of this test as a guideline for further troubleshooting.

The code is as follows:

- 0 beep: If no beeps are heard, along with a hum or random notes, this may indicate a failure in 3A and/or 7A, or volume control have been turned off.
- 1 beep: All audio hardware is OK. However, be sure to check the Attract Mode Cycle for a possible message to check the Audio Board. In occasional instances, this can occur. The message will further direct you.
- 2 beeps: ZERO PAGE RAM failure. Check 6532 RAM I.O. Timer Array at location 7B on the audio board.
- 3 beeps: (will not occur)
- 4 beeps: ROM failure
- 5 beeps: INTERRUPT failure. Check 6532 at location 7B.


In addition, this message appears during the Attract Mode only if the Audio Board needs to be checked:

"AUDIO COMM ERROR"
or
"TEST ERROR"

3. CONTROL AND COLOR DIAGNOSTIC TESTS

If desired, you may test all player controls and screen colors for monitor adjustments. To do so, activate either coin switch at power-up. The game then enters the Control/Color Test Mode. This mode lasts for 100 seconds to give you time to test and make adjustments. After that, the Attract Mode begins.

In the Control/Color Test Mode, the screen shows this pattern:



The grid pattern tests your screen for any distortion or convergence.

The solid blocks of color (blue, white, green, and red) allow you to adjust the color. When either of the player control buttons (one player or two player) or coin switches (coin 1 coin 2) are activated, their name appears below the blue box. When any of the lettered answer buttons ("A" through "D" for player 1 or 2) are activated, their name appears below the blue and white boxes.

B. THE ATTRACT MODE

After FAX™ goes through its automatic self-diagnostic test mode on power-up, a series of screen displays are shown repeatedly. The first screen identifies the game and manufacturer, along with credit information. The second screen gives game instructions. The third screen is the dean's list, with the initials and scores of the eight highest scoring players.

The final screen shows the comparative progress display. The cycle then repeats.

C. GAME PLAY MODE

FAX™ is a timed trivia game of multiple choice, YES/NO, and TRUE/FALSE questions for either one or two players. Naturally the object of the game is to correctly answer as many questions as possible and score as many points as possible. A player first selects one of the four categories and the difficulty level (choice of three). After each question appears on the screen, the possible answers will appear directly below. The player only has one chance to answer the question. He cannot change his mind once an answer is chosen. The quicker a question is answered correctly, the more points are scored. The game is played until time runs out. Bonus time is awarded for high scores. In a two player game both players play simultaneously and the first correct answer wins the points.

D. VANITY MODE

Anytime a player's score exceeds one of the fifty current high scores, he is eligible to enter his initials in the Vanity Table. Only the top eight scores will be displayed in the Attract Mode. If both players of a two player game are record high scorers, the higher of the two is first invited to enter his initials. To do so, he uses the A thru D buttons. Use the "A" or "B" button to run the alphabet letters up or down respectively. Once the desired letter appears enter it in by depressing either the "C" or "D" buttons. The game will return to the Attract Mode either after all the initials have been entered or after approximately 100 seconds have elapsed.

APPENDIX A: SCHEMATICS

PAGE 1, GAME LOGIC PCB

1. Master Oscillator (1D)

From this oscillator all dynamic operations are derived, such as the processor clock, the main element and line counters, the shift register clocks, as well as all other forms of timing signals.

2. Element (Horizontal) Counters (1C, 1E, 2E)

These components form the final stages of horizontal timing. All operations in this game requiring horizontal positioning or timing have their origin here. Note that, beginning with signal HCLK (from Clock Divide Counter 2D), there are 256 counts prior to setting signal E256 high. When this signal goes high, it indicates that the horizontal blanking period is in progress. At this time the final counter (1E) is preloaded with a higher number than previously loaded. This creates a shorter count the second time around. The shorter count measures the retrace interval. When the retrace count is finished, the counter preloads with a lower number, establishing a longer count sequence again for "real time" sweep of the electron beam across the face of the CRT.

3. Line (Vertical) Counters (4F, 5F, 6E)

These components form the entire vertical timing operation starting with a clock derived from horizontal timing. These counters count 256 times and then preload with a higher number, causing a shorter count the second time. This shorter count measures the vertical retrace interval. Note that signal L256, when high, indicates vertical blanking is in progress. After the completion of the vertical retrace count, the counters once again preload with a lower number. This way they count 256 times during the sweep of the electron beam down the face of the CRT, allowing the horizontal timers to sweep one complete horizontal line for each count of the vertical counters. Thus, the electron beam reaches the bottom of the CRT, after completing 256 horizontal line sweeps. It then begins the vertical retrace count, and the whole cycle begins anew with the beam starting again at the top of the CRT.

4. Screen RAM Addresses (7D)

During the time the screen RAM is examined by the logic for output to the monitor screen, addresses must be applied to the screen RAM to count up at a rate corresponding to the image cells conceptually arranged on the screen in a 32 x 32 matrix. The counts used here, 4 from the element counters, and 4 from the line counters, fulfill this timing requirement. The least significant element count used (E8) represents an interval exactly eight times that of one element. The least significant line count used represents an interval exactly eight times that of one horizontal line, or eight times a single line count. Dividing a 256 element line by 8 yields 32, and likewise dividing a 256 line vertical sweep by 8 yields 32. Thus the screen RAM address lines (RAM0 through RAM9) count at a rate that creates 32 horizontal counts and 32 vertical counts as the electron beam sweeps the face of the CRT. This makes 1024 conceptual "image cells" into which can then be inserted images of 8 elements by 8 lines. For more information concerning these images, refer to the text for pages 2 and 3 of the Logic Schematics.

5. Coin Input Decoding (1H)

Some models of FAXTM contain two separate coin inputs for special coinage applications. NOR gate 1H combines these separate inputs, making signal 5COINT, which sets the interrupt flip-flop (6E on page 8) when either coin input becomes active, thus forcing the microprocessor to jump to the interrupt service routine. This interrupt driven operation prevents ever missing a coin when inserted. However, this also means that when a game is first powered up, the coin input must be inactive. If for some reason the coin input switch is enabled at the time of power up, the game comes up with test pattern illustrated in page 9.

6. Blanking and Video Clocking (5H)

Flip-flop 5H merely combines blanking and all other video.

1. Screen Controller PROM (6D)

This PROM controls the direction of data flow into and out of the screen RAM and character generator RAM. It prevents timing errors and buss conflicts, assuring that the microprocessor can write to either the screen or character generator RAM, or read back from either.

2. Screen RAM (7B, 8B)

The screen RAM is comprised of two 1024 x 4 static RAMs, configured to act as a single 1024 x 8 RAM. This creates a screen matrix of 32 horizontal by 32 vertical positions. A single byte code is stored in each of these positions to represent a particular character. During "real time" (the time the CRT is being swept by the electron beam) these character codes address the character generator RAM.

These character codes, when used as addresses, are combined with the three least significant line counts (L1, L2, L4) to present to the character generator output shift register all the necessary data to form an 8 element wide by 8 line high character on the CRT, located within one of the 1024 positions mentioned immediately above; that is, the 32 horizontal by 32 vertical positions.

The screen, then, is a storage place for single byte codes that call up an 8 x 8 character and place it into the corresponding character cell. This character is stored in the character generator RAM, shown on page 3 of the schematic.

3. Character Image Storage

Shown on this page are two PROMs (9C, 10C). They could be used as a permanent set of characters. However, FAXTM uses RAM instead, to increase the flexibility in character manipulation. This portion of RAM appears on page 3 of the Logic schematics.

4. PROM Power and Signal Selection (10B)



This Dip Shunt configures the logic for different types of PROM devices. For FAXTM, however, this Dip Shunt is unnecessary due to the fact that RAM has been used rather than PROM.

5. Character Generator Output Shift Register (12B)


Video from the character generator memory devices (RAM in the case of FAXTM) is formed by this shift register as a byte of data that displays one line at a time from left to right on the CRT. This ultimately forms an 8 line high by 8 element wide character positioned on the screen according to the time it is presented to the shift register.

Output from this shift register are all the images seen on the screen except the lower body of the characters climbing the ladders.

SCREEN CHIP SELECT and BUS DIRECTION DECODING FROM



FROM POWER & SIGNAL SELECTION



CHARACTER IMAGE STORAGE
See Page 3 for Alternate: RAM used for PROGRAM generated chargeable imagery.


Image Storage RAM

1. Character Generator Image Storage RAM and Plane Interface Board (9C, U1)

These two RAMs, when used in this configuration, act as a 4096 x 8 bit RAM. The two color images placed on the screen are stored in this RAM by the microprocessor, according to the game program. In this RAM images are established, altered, shifted slightly, and even replaced with a new set, if required by the program.

When called by the logic to do so, the RAM presents, to the character generator shift register, a single byte, representing one line of a particular image. Each image is composed of 8 lines of data, each line is one byte-wide. Thus, 256 images of 8 x 8 bits can be stored here simultaneously and "called up" by the screen RAM to be displayed on the CRT in any of the 1024 character cell positions. A single byte code, stored in the screen RAM, calls up a character. The character may change or move by replacing the single byte code in the screen RAM, or by altering the data in the character generator RAM which forms the image.

REV	DATE	BY	APP'D
A	RELEASED		5/2/82



PROPRIETARY THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE	DESIGN ORIGINATOR (NAME AND ADDRESS) (DATE)	DRAWN BY (NAME)	CHECKED BY (NAME)	DATE 3/16/82	SCALE AS SHOWN	SHEET NO. 3	TOTAL SHEETS 8	PROJECT NO. 77-0006-XX	DRAWING NO. 77-0006-XX	REV. A
---	---	--------------------	----------------------	-----------------	-------------------	----------------	-------------------	---------------------------	---------------------------	-----------

PLANE INTERFACER

77-0006-XX

1. The 6502 Microprocessor (2A)

For detailed information concerning this microprocessor, refer to the MOSTEK publication, 6500-10A, MCS Micro-computer Family Hardware Manual.

One feature that should be mentioned here, however, is that this microprocessor has "memory-mapped I/O". This means that all ports interfacing to peripherals of any type must be located within the normal memory map, with no duplication of addresses, since no instructions are specifically oriented toward I/O operations.

2. Power-on Reset circuit (connected to 2A pin 40)

When power is first applied to a game, a particular sequence of events must occur to set up all logic conditions. If this sequence is broken for whatever reason, the microprocessor may become confused, and the game will not start and run.

This sequence is accomplished when the reset line to the microprocessor is the last line allowed to reach a "high" logic level. The Power-on reset circuit makes sure this occurs by utilizing the charge time of an RC network as a delay.

If any kind of power interruption occurs during normal game play, the power-on reset circuit insures that the microprocessor is reset. This alleviates confusing the microprocessor, while it also recreates the original power-on sequence.

3. Processor Workspace RAM (4A, 5A)

The RAM, or workspace, consists of the lowest 1024 bytes of memory and can be divided into three separate sections due to distinctly different functions.


The lowest 256 bytes (0 to FF Hexadecimal) is reserved for special software register operations, and is called "zero page". The processor uses this area to store dynamic variables. For details of this type of operation, refer to 6502 technical literature regarding "Zero Page Addressing".

The next higher 256 bytes (100 to 1FF Hex) is reserved for the 6502 stack. The processor stores return addresses in the stack when interrupted or called to execute a subroutine. The game program may also request the processor to store other kinds of information here for later retrieval.

The next higher 512 bytes (200 to 3FF Hex) are used as a scratchpad area. Miscellaneous calculations and their results are temporarily stored here. If an error in this RAM occurs, the screen will not retain the condition that existed prior to losing the last turn, or between players.

4. Main Address Decoding (5C, 5D, 5E)

This circuit is the first stage of the address line decoding necessary to organize the memory map; that is, it places specific functions or devices within generalized blocks of the memory map, grouped by function.



NOTE: Connector J0 used for test & analysis purposes only. Contains all CPU connections.

1. Program Memory (6A through 13A)

These memory devices are 2732 EPROMS. Note that four of the lines to each memory device (PCSO through PCS7, PAP19, PAP20, PAP21) are programmable through jumper configurations located at 4B and 11B. This allows different memory devices to be used and/or facilitates interconnection to the memory expansion PCB (if used).

2. PROM Address Selection (4B, 5B)









This is a second stage of address decoding, used to select each individual memory device when addressed. Signal ROMSEL (from page 4 Main Address Decoding) selects the Program Memory devices in general, and jumper 4B, together with decoder 5B further defines an address to a particular memory device.

3. Memory Device "Personality" Selection (11B)



The dip shunt, or jumpers block, alters control signal configuration to the program memory devices. This allows the use of alternate size EPROMS and/or those created by different manufacturers whose control signal pinouts may not be identical to one another.

PROGRAM MEMORY

See TECHNICAL MANUAL For PROM #1.




DATA BUSES TERMINATION
Ringing Suppression



PROM ADDRESS SELECTION

Configuration shown is for +5V ONLY 2732 EPROMS. See TECHNICAL MANUAL for configuration for other memory devices.



MEMORY DEVICE PERSONALITY SELECTION

Configuration shown is for +5V ONLY 2732 EPROMS. See TECHNICAL MANUAL for configuration for other memory devices.

1. Moving Object Horizontal Position Counters (13F, 15F, 14F, 16F)

Counters 13F and 15F form a byte-wide counter which horizontally positions Moving Object 1 on the screen. These counters are preloaded to a certain value by the microprocessor during Vertical Retrace time. Then, after each occurrence of the Horizontal Sync, they begin to count. The count outputs AND'ed through 15E give rise to signal MLHW, the Horizontal Position Window for Moving Object 1. Counters 14F and 16F are the equivalent circuit for Moving Object 2.

2. Moving Object Vertical Position Counters (16E, 12E, 1E, 13E)

Counters 16E and 12E form a byte-wide counter which positions Moving Object 1 vertically on the screen. These counters are preloaded to a certain value by the microprocessor during Vertical Retrace time. Then, after each occurrence of Vertical sync, they begin counting. The four count outputs of the least significant of these two counters (MLL1, MLL2, MLL3, MLL4) are sent to the moving object image

PROM to specify which line of the image is presently being displayed. The AND'ed outputs of the second counter give rise to signal MLVW, the Vertical Position Window for Moving Object 1. Counters 11E and 13E are the equivalent circuit for Moving Object 2.

3. "Write Moving Object" Decoding (6F, 16H, 5E, 3F)

Consists of two distinctly different functions. 6F and 16H form the circuit that generates the load pulses for the moving object position counters, while 5E and 3F simply prevent the counters from counting during blanking.


4. Color Interface Output (16B)

This is a 14 pin DIP socket used as the connector interface to the color selection circuitry, located on the audio PCB. The signals and their functions are listed below:

Pin #		
1	5SRLOAD	= Shift Register Load Pulse (Neg. True)
2	CBLB	= Composite Blanking
3	CSYNC	= Composite Sync
4	5CVID	= Composite Video (Neg. True)
5	5SCLK	= Shift Register Clock (Neg. True)
6	HSYNC	= Horizontal Sync
7	GND	
8	VSYNC	= Vertical Sync
9	5MO2VID	= Moving Object 2 Video (Neg. True)
10	5MO1VID	= Moving Object 1 Video (Neg. True)
11	DBDIR	= Character Generator Address Line 9
12	CSSR	= NOT USED ON FAX TM
13	VD7A10	= Character Generator Address Line 10
14	+5V	



MOVING OBJECT 1
HORZ. COUNTERS

MOVING OBJECT 2
HORZ. COUNTERS




MOVING OBJECT 1
VERTICAL COUNTERS

MOVING OBJECT 2
VERTICAL COUNTERS



'WRITE MOVING OBJECT' DECODING



6502 GAME LOGIC PCB

REV. 1	DATE	DESIGNED BY
77-0008-01		
77-0008-01		
6078		

1. Moving Object Multiplexing (14A, 14E)

These two multiplexers pass information to the moving objects image PROM. They contain two codes: one determines which image should appear, and the other specifies which line of that image is to be displayed.

The data passed alternates between data for Moving Object 1 and Moving Object 2, depending on the state of element count E32.

The upper multiplexer (14A) passes the "which image" code, and the lower multiplexer (14E) passes the "which line of that image" code.

2. Moving Objects Image PROM (11D)

This EPROM accepts as an address the image and line codes of moving objects 1 and 2 (see "Moving Object Multiplexing" above). It then presents the appropriate data for one line of the image to the output shift registers.

The timing of the logic insures that the correct pair of shift registers are loaded with the data, then shifted out at the correct time to become, one line at a time, the 16 lines of video for that character (Moving Object 1 or 2).

3. Moving Object Video Output Shift Registers (12D, 13D, 14D, 15D)

Shift registers 12D and 13D together form a 16 bit shift register whose task is to accept, as data, 16 bits (2 bytes) representing a single line of the image for Moving Object 1, then shift these 16 parallel bits out serially to become video. This operation is repeated for 16 consecutive lines, resulting in a video image that is 16 bits wide by 16 lines high on the monitor screen.

Shift registers 14D and 15D together form this same type of circuit, identical in function, for Moving Object 2.

4. Moving Objects Shift Register Load Logic (2F, 16H)

This circuit sends properly timed load signals to the Moving Object Video Shift Registers. These load signals are needed to load the image data into the shift registers at locations 12D, 13D, 14D, and 15D.

5. Moving Object Shift Register Control Logic (15H, 14H)



The input signals to the upper two gates (15H) represent horizontal and vertical position "windows" for the two moving objects (for example, M1HW = Moving Object 1 Horizontal Window, M2VW = Moving Object 2 Vertical Window). These windows allow the Moving Object shift registers to shift only at the right time. This insures the image is generated at the correct position on the screen.

The lower 2 gates of 15H are, in HARD HAT™, used for later decoding in the color selection circuitry, located on the audio and color plane interface PCB's



6. Memory Device Personality Configuration (10D)

This is another Dip Shunt which reconfigures the PC board in order to use an EPROM (11D) of another type or manufacturer.

**MOVING OBJECTS
MULTIPLEXING**





**MOVING OBJECTS
IMAGE STORAGE**





**MEMORY DEVICE
PERSONALITY
SELECTION**

Configuration shown is for 2716 EPROM



**MOVING OBJECT 1
VIDEO OUTPUT
SHIFT REGISTER**





**MOVING OBJECT 2
VIDEO OUTPUT
SHIFT REGISTER**




**MOVING OBJECTS
SHIFT REGISTER'S
LOAD LOGIC**



**IMAGE SELECTION LOGIC
(Which Moving Object?)**



**MOVING OBJECTS
SHIFT REGISTER
CONTROL LOGIC**



1. Interrupt Status Latch (8E)

This latch is set when a coin is dropped or vertical sync occurs. When the latch is set, the CPU is interrupted; that is, signal IRQ goes low. This forces the CPU to jump to the interrupt service routine. The interrupt service routine instructs the CPU to check for a coin input, and then run a debounce routine on the coin bits of ports 9E or 15A, depending on which coin input bit was set at 8E.

If the CPU finds no coin input bit set at latch 8E, it will assume the Interrupt condition was caused by vertical sync. This tells the CPU that it should now jump to the routine that services the normal game play, and that the screen can now be updated with new data. The screen can only be updated during the vertical retrace interval.

2. Option Switch Port (15A)

This port provides input from the option dipswitch, at location 16A. Data from the dipswitch is gated onto the data buss and read by the CPU at game start. This allows such options as number of turns, coins per game, additional game versus extra turn, etc.

Note that one input of this port (labeled COIN 2) does not come from the switch. Instead, it comes from Coin Input 2, and is used for debouncing the auxiliary coin input switch.

3. Control Inputs Port (9E)

This port can provide up to 8 control inputs. For FAXTM only the coin1 input is used. Data from this port is gated on to the data buss for examination by the CPU during the regular service routine (which is synchronized to the vertical interval).

The COIN1 input to this port is used for debouncing the standard coin input.

4. Moving Image Latch

Only the CPU can write to the moving image latch. This latch contains the code that specifies which image or images are presently being displayed by the hardware moving object circuitry.

5. Audio Board Port

This latch is written to and read by the CPU, and transmits instructions to the audio board when any sounds are enabled, disabled, or the game is initialized. In addition, this port passes data sent to select colors for screen images. For the functions of these instructions, see the audio board schematic and/or description of operation.


6. Control Port Latch (9D)

This latch, used only in table versions, is written to only by the CPU and keeps track of which player is "up", in order to select which controls are active, that is, player one or player two.

7. I/O Decoding (7E)


The upper half of this decoder generates the chip selects for those I/O devices written to by the CPU, and the lower half generates the chip selects for those I/O devices which are read by the CPU. See the detailed memory map for more precise information.

A/D CONVERSION
NOT USED




A/D CONVERTER LATCH


S1 SELECTABLE OPTIONS DISWITCH




MOVING OBJECT IMAGE LATCH




NOT USED




NOT USED




I/O DECODING




INTERUPT DECODING








INTERUPT CONDITION LATCH



PERIPHERAL CONTROL LATCH



AUXILIARY COIN INPUT
50 Pence etc.




MEMORY EXPANSION AND I/O BOARD

The FAXTM Memory Expansion and I/O Board serves two purposes.


The first is to allow the CPU access to large amounts of data required because of the large number of questions that FAXTM contains (3500 - 4000). The board can hold up to 24 8K byte chip's. The total capacity of the board is therefore 192KB. The CPU can access only one Eprom at a time. The contents of the latch at 11C determines which Eprom resides in the CPU's memory map at any given point in time.

The second function is to provide a mechanism to allow the CPU access to control panel information consisting of "A" through "D" buttons for both player 1 and player 2 as well as player 1 start and player 2 start.

This is accomplished via buffers at 4D and 7D plus associated support circuitry.




PROPRIETARY THIS DRAWING IS THE PROPERTY OF IBM, INC. AND NOT BE LOANED, REPRODUCED OR IN ANY MANNER DISSEMINATED WITHOUT THE EXPRESS WRITTEN PERMISSION OF IBM, INC.	DESIGN DRAWING DETAILS AVAILABLE UPON REQUEST	DRAWN BY MARK LON STRICK	DATE 1-1-73	APPROVED BY MARK VON STEINER	PART 20-53	SCALE DO NOT SCALE DRAWING	NAME OF BOARD MEMORY EXPANSION AND IO BOARD	PART 2	DRAWING NO. 77-0015-01	SHEET 2	TOTAL SHEETS 2
---	---	-----------------------------	----------------	---------------------------------	---------------	-------------------------------	---	-----------	---------------------------	------------	-------------------



700 JANA DR
 SALT LAKE CITY
 UT 84108
 408-734-9410

NOTES UNLESS OTHERWISE SPECIFIED:



PROPRIETARY <small>This drawing is the property of Intel Corporation and is not to be distributed outside the company.</small>		DESIGN DRAWING <small>DETAILS AVAILABLE UPON REQUEST</small>	DRAWN BY H. P. W. STRUER	CHECKED BY H. P. W. STRUER	DATE 2-7-83	SHEET NO. 2	TOTAL SHEETS 2	TITLE MEMORY EXPANSION AND IO BOARD	PART NO. 77-0015-01	A
---	--	--	-----------------------------	-------------------------------	----------------	----------------	-------------------	---	------------------------	---

AUDIO/COLOR PCB-GENERAL DESCRIPTION

The Audio/Color PCB is so named because it contains not only the circuitry required to generate all sounds, but also the main color selection decoding circuitry and video output connector.

This PCB contains a dedicated 6502 microprocessor and circuitry to support the simultaneous generation of many types of sound, including three channel music. The Logic PCB simply sends commands to the Audio/Color PCB via a bi-directional communications port and the Audio/Color PCB takes it from there.

In some cases this PCB even aids the Logic PCB in some of its calculations when there is not enough processing time available on the Logic PCB.

As a result of this structure, the actual program to generate sounds or music resides on the Audio/Color PCB. There is also a handshake required between the two PCB's in order for the system to power up correctly, and of course, there is no video output without the Audio/Color PCB connected.

1. Logic and Power Interface (P5,J2,J3)

Connector P5 provides the audio/color PCB with all the power it requires to operate. Also fed through this connector are the two speaker output leads. P5 interfaces only to the power supply module and the speaker, through the main harness.

Connectors J2 and J3 are the most significant path of communication between the Logic and Audio/Color PCB's. Address lines, Bi-directional Data lines, processor control lines, and the Audio/Color PCB Select line are all passed through these two connectors.


2. Communications and Address Decoding (9B,13D)

Peripheral Interface Adapter (PIA) 9B, in concert with 8B (another PIA, shown on page two) serves as a bi-directional communications path between the Logic PCB and the Audio/Color PCB. During information transfer between the two PCB's, both PIA's are in use. Information from the Logic PCB microprocessor passes through the PIA at 9B to the PIA at 8B, then to the microprocessor on the Audio/Color PCB. When information is passed the other direction, the path is the same, but the direction is reversed.

During the time that no information transfer is occurring between the two PCB's, both microprocessors can continue to operate independently.

Also shown on page one is 13D, a 3-line to 8-line decoder, used to generate the write signals for the Color Data Latches.

These Latches will be covered in the text for page five of the Audio/Color PCB.



1. 6502 Microprocessor (3B)

This microprocessor is the same as that used on the Logic PCB, but is exclusively dedicated to the generation of sound. It can communicate with the Logic PCB microprocessor, and receives it's instructions thereby. Once it has received it's instructions, however, it asserts complete control over all Audio/Color PCB circuitry and ignores the Logic PCB microprocessor until such time as it is informed that another command is ready. Some commands are of a type that must be processed immediately, irregardless of other operations in progress, and some commands can wait until the operations in progress are completed. The program on the Audio/Color PCB handles all these eventualities appropriately.

2. Peripheral Interface Adapters (8B, 7B)

The PIA at 8B, as mentioned in the text for page one, is used in bi-directional communications between the microprocessors on the Logic PCB and the Audio/Color PCB.

The PIA at 7B is used for two fundamental purposes on this PCB. The first, and most important, is that it contains the RAM that the microprocessor uses for zero page and stack operations. The PIA only contains 128 bytes of RAM, which under normal circumstances would not be sufficient for both zero page and stack. In this case, however, the memory map on this PCB has been altered, so that when the microprocessor thinks it is putting the stack at address 01FFH it is actually putting it at address 007FH.

The second use of this device is that of a programmable interval timer, used for various purposes unique to the specific sounds being generated on this game. The ability of this device to generate interrupts at time out is utilized here.

3. Address Decoding (4B)

Keyboard Encoder (4B) is used here to generate the chip selects of all devices located in the memory map of the Audio/Color PCB.

4. Music Generator (2B)

Another Programmable Counter/Timer device is used here to generate music (and sometimes other special effects) in up to three channels (or voices) simultaneously. The music is created by a special software operating system, and all but the counter/timer chip is therefore invisible.

5. Master Oscillator (A1, B1)

This oscillator is the source of all timing on the Audio/Color PCB. If this clock stops running, so does everything else on the Audio/Color PCB. It is, however, completely independent of the clock and other timing signals generated by the Master Oscillator located on the Logic PCB.

6. Program Memory (5A, 6A, 7A)

The memory devices used here are 2716 (2048 x 8) EPROMS. The DIP shunt located at 8A is used to reconfigure the control and power supply lines, if necessary, for equivalent devices from different manufacturers, whose pinouts may not be the same.

7. Output Filter Latch (1C)

This latch is used simply to switch different output filter capacitors in or out of the circuit to soften or shade the sound, according to program requirements, or to change the volume.

1. Clock Manipulation and Noise Generation Circuit (3D,4D,6D,5E)

The timers inside Programmable Timer Module 3D can be incremented or decremented either internally by the Phase Two clock input, or externally from the "C" inputs (C1,C2,C3). Both options are used by the program. When the counters are being controlled by the Phase Two clock, the "C" inputs have no effect, and the noise generation circuit is therefore inoperative. In order to generate sounds that are classified as noise, or contain some kind of noise within them, the counters are programmed to decrement in accordance with the input on the "C" inputs. While in this mode, the combination of 6D (Dual "D" Flip-Flop) and 5E (128 Bit Shift Register), are used to "randomize" the clock inputs to the Programmable Timer Module (3D). The "randomizer" can be clocked with either the Phase Two clock or counter output Q1.

2. Amplitude Modulation Control (2D, 7D, 8D, 9D)

Counter (3D) outputs Q1,Q2, and Q3 are already highly complex sounds, but in order to create much more specialized audio they must be modulated in amplitude. Each channel is separately controllable in amplitude by associated Digital-to-Analog converters comprised of analog multiplexers and a resistive ladder network. Three control bits on each multiplexer select a voltage to output, according to which input pin is addressed (since each input pin is tied to a different point, and therefore voltage, in the resistive ladder).


The voltage thus selected is applied to one of the two inputs to each segment of 2D (another triple analog switch). The other input is tied to ground. Note that the control bit to each analog switch segment is one of the previously mentioned count outputs (Q1,Q2,Q3). In this manner, each output can be controlled for frequency and amplitude individually.

Note also that the count output from Q1, unlike Q2 and Q3, first passes through yet another analog switch whose function is to turn off the count output of Q1 prior to reaching the Digital-to-Analog conversion stage. This is done because the Q1 output is the one used for selective clock frequency generation, and would therefore interfere with other sounds if not disabled at the appropriate time.

3. Output Summation and Special Effects Volume Control (2E)

The three segments of Operational Amplifier 2E are configured as voltage followers (for impedance considerations), and their outputs are summed together at the top of a 10K POT, R31. The output volume, therefore is determined by the voltage applied at each input and the adjustment of the POT. Note that the resistors used to sum these three outputs together are large in value, so that each channel will have minimal effect on the others when conflicting signals arrive simultaneously (except, of course, that their sum will appear at the output).

This summed output is then again summed with all other sounds generated by this PCB at the input to the final Power Amplifier.



PROPRIETARY THIS DRAWING IS THE PROPERTY OF ELECTRONIC ARTS AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.	DESIGN DRAWING OTHERS AVAILABLE ON REQUEST	DESIGNED BY NEAL & ZOOK	DATE 6-9-81	DRAWN BY MARK NOV STEVER	DATE 6-9-81	CHECKED BY [Signature]	DATE [Blank]	APPROVED BY [Signature]	TITLE AUDIO/COLOR PCB SCHEMATIC DIAGRAM	SHEET NO. 5	DRAWING NO. 77-0007-01	PART NO. A
		DO NOT SCALE DRAWING	390 JANA DR BURLINGAME CA 94010 415-734-6410									

NOTES UNLESS OTHERWISE SPECIFIED

1. Summing Amplifier and Master Volume Control (3F, R46)

One segment of Operational Amplifier 3F is used here as a point at which all the various sounds generated on this PCB are brought together. Note that the output goes immediately to a 10K POT (R46) which has ground on the other end. The wiper, therefore, varies the final output volume of all sounds together.

2. Integrator and Audio Power Amplifier (3F, 10F)

Another segment of Operational Amplifier 3F is used here as an integrator; that is, it is used to "roll off" the higher frequency sounds in order to prevent the power amplifier from going into unwanted oscillation.

The Audio Power Amplifier (10F) is a Dual Audio Amplifier IC configured as a "Bridge Amplifier" and may be either a LM377 or LM378 for Revision A, Audio/Color PCB. Revision letters are located at position 11C. Information regarding this is available in the operators manual for this game, or contact the Exidy Customer Service Department for assistance if you must use an alternate device.

Volume Controls


Master Volume R46, see the fourth page of Audio/Color PCB schematics.

Music Volume R9, see the fourth page of Audio/Color PCB schematics.



Special Effects Volume R3, see the fourth page of Audio/Color PCB schematics.

8 7 6 5 4 3 2 1

D
C
B
A



NOTE 1:
LM377 - LM378



DESIGNER NEAL R ZOOK	DATE 6-9-81	PROJECT AUDIO/VIDEO DRIVER	DATE 6-9-81	REV 1	DATE OF REV 6-9-81	REVISIONS	300 JAMA DR SUNNYVALE CA 94086 415-734-9418	D	AUDIO/COLOR PCB SCHEMATIC DIAGRAM	1 5	77-0007-01	A
-------------------------	----------------	-------------------------------	----------------	----------	-----------------------	-----------	--	---	--------------------------------------	--------	------------	---

8 7 6 5 4 3 2 1

1. Pattern Character Color Division (10A, 9A)

The two segments of Flip-Flop 10A, using the upper two address lines from the character generator circuit, divide the character generator RAM space into four (4) conceptual groups (or quadrants) according to address. This is done in order to assign different colors to different characters.

Using this method, any character stored in a particular quadrant will be the same color as any other character stored in that same quadrant. If the same character is stored in a different quadrant, it will be displayed with a different color. The output of 9A (Two-line to Four-line decoder) applies the separated video lines of these quadrants to priority encoder 10B, whose task is to determine which image is to take visual preference when two or more coincide on the TV screen; that is, which image is to appear to be in the "foreground", and which is to appear to be in the "background".

2. Priority Encoder (10B)

All the video signals generated by the logic PCB are applied to the priority encoder. The signals assigned the higher priority are shown at the top, and the lower priority are shown on the bottom. The output of this device is a 3 Bit code representing the highest priority video line active at that instant. This output code is then sent to the color multiplexers as an address which will select the appropriate color for the imagery generated on that video line. Note that the lowest priority input to the encoder is tied permanently low (active). This insures that when no other video is being generated, there is a background color present, unless of course, the program has selected a background color of black at that time.

3. Color Data Latches (11C, 12C, 13C)

These latches are addressed directly by the Logic PCB microprocessor. Here the microprocessor stores the data that

determines which character is what color. This data is then passed to the color selection multiplexers.

4. Color Selection Multiplexers (11B, 12B, 13B)

Each of the three multiplexers controls the video output to a different color gun in the CRT. One turns the red gun on or off, one turns the green gun on or off, and the third does the same for the blue gun. The output combination of the three multiplexers provides for one of eight possible colors to be displayed at any given instant. The color displayed is determined by two things: what type of video is present (e.g. which character), and what color the microprocessor has currently assigned to that type of video. As mentioned above, the color assignments are stored in the color data latches. The priority encoder (10B) issues the code representing the type of video currently displayed. Using these two pieces of information, the multiplexers look at the appropriate bits in the color latches and send the data directly to the TV to turn the color guns on or off.


5. Video and Sync Signal Polarity Selection (11A, 12A)

Before being reclocked one last time, all video outputs are passed through an Exclusive-Or gate (11A), so that one input of each segment can be used to invert the video (make it 180 degrees out of phase with respect to the input to the gate). This feature insures compatibility with TV monitors made by several different manufacturers.

The TV Sync signals are also routed through Exclusive-Or gate segments (12A) for the same purpose.

6. Final Video Output Re-synchronization (13A)

To insure that all video signals and sync signals are accurately synchronized in time, they are all re-clocked one last time together by a HEX "D" Flip-Flop. It "cleans up" any spurious irregularities or propagation delays that may have crept into any of the video or sync signals.




PROGRAMMER <small>THIS DOCUMENT IS THE PROPERTY OF THE UNITED STATES GOVERNMENT AND IS LOANED TO YOU BY THE NATIONAL BUREAU OF STANDARDS- NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY</small>	DESIGNED BY <i>AKB</i>	DATE 6-7-81	CHECKED BY <i>AKB</i>	DATE 6-7-81	SHEET 5	OF 5	PART NUMBER 77-0007-01	DRAWN BY <i>AKB</i>	DATE 6-7-81	TITLE AUDIO/COLOR PCB SCHEMATIC DIAGRAM	PART 5	DATE 5	DRAWN BY 77-0007-01	SHEET 5
--	---------------------------	----------------	--------------------------	----------------	------------	---------	---------------------------	------------------------	----------------	---	-----------	-----------	------------------------	------------


APPENDIX B: ILLUSTRATED PARTS LIST FOR FAX™

The following is an illustrated parts list to aid you, should you need to order replacement parts for FAX™. The drawings have all parts labeled by a number within a circle. This number refers to the item number on the Parts List directly across from the drawing. In the case of the Final Assembly list, the second drawing has numbers referring to the Final Assembly list found opposite the first drawing.

Following the Illustrated Parts List is a list of parts for the Logic, Audio and Plane Interface boards, Memory Expansion Board and overall cabinet hardware.



PROPRIETARY <small>THIS DOCUMENT IS THE PROPERTY OF THE BUREAU OF THE PROPERTY OF THE U.S. GOVERNMENT AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.</small>		DESIGN DRAWING <small>DETAILS AVAILABLE UPON REQUEST</small>	DRAWN BY AL PETRETTO	DATE 3/24/73	CHECKED BY MARK VON STRUVER	DATE 	SCALE 	DATE OF ISSUE 	REVISIONS 	NUMBER OF SHEETS 	SHEET NO. 	TITLE 	DRAWING NO. 	DATE 	
300 JAWA DR BURNHAYLE CA 94026 415-734-0718											SHEETS UNLESS OTHERWISE SPECIFIED D	TITLE FAX BLOCK DIAGRAM	SHEET 	DATE 	DRAWING NO.



NOTES UNLESS OTHERWISE SPECIFIED

ITEM	PART NUMBER	DESCRIPTION	QTY
1	20-0001	WIRE	100
2	20-0002	WIRE	100
3	20-0003	WIRE	100
4	20-0004	WIRE	100
5	20-0005	WIRE	100
6	20-0006	WIRE	100
7	20-0007	WIRE	100
8	20-0008	WIRE	100
9	20-0009	WIRE	100
10	20-0010	WIRE	100

300 JAVA DR
SUNNYVALE, CA 94088
408-734-9418

TITLE FAX AC POWER WITH MONITOR AC HARNESS

C 13-0045-00

MODELS 13K4801, 13K4806, 13K4851, 13K4856

Power Supply Voltage and Symbols

Symbol	Voltage	Operating Circuit
⊙	15V	Vert. Osc. Sync Blanking CRT Out-Off
⊗	130V	Horiz. Osc. Horiz. Drive Horiz. Output Vert. Output
⊕	175V	Video Output



★
SERVICE TECHNICIAN WARNING
X-RAY RADIATION PRECAUTION:
 THIS PRODUCT CONTAINS CRITICAL ELECTRICAL AND MECHANICAL PARTS ESSENTIAL FOR X-RAY RADIATION PROTECTION.
 FOR REPLACEMENT PURPOSES, USE ONLY TYPE PARTS SHOWN IN THE PARTS LIST.

⚠
CAUTION: FOR CONTINUED SAFETY,
REPLACE SAFETY CRITICAL COMPONENTS ONLY WITH MANUFACTURER'S RECOMMENDED PARTS.
 AVERTISSEMENT: POUR MAINTENIR LE DEGRE DE SECURITE DE L'APPAREIL NE REMPLACER LES COMPOSANTS DONT LE FONCTIONNEMENT EST CRITIQUE POUR LA SECURITE QUE PAR DES PIECES RECOMMANDEES PAR LE FABRICANT.

OSCILLOSCOPE WAVEFORM PATTERN


The waveforms shown are as observed on the wide band oscilloscope with the monitor turned to a reasonably strong signal and a normal picture. The voltages shown on each waveform are the approximate peak amplitudes.

If the waveforms are observed on the oscilloscope with a poor high frequency response, the corner of the pulses will tend to be more rounded than those shown and the amplitude of any high frequency pulse will tend to be less.




K4801E, K4851E - 5832
 K4806D, K4856D

LAMP # JKL 658



<small>PROPERTY</small> <small>THIS DRAWING IS THE PROPERTY OF CONTROL PANEL FARNESS. IT IS TO BE USED ONLY FOR THE PROJECT AND NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF CONTROL PANEL FARNESS.</small>		<small>DESIGN DRAWING</small> <small>DETAILS AVAILABLE UPON REQUEST</small>	<small>DESIGNED BY</small> A PETRETTO	<small>DATE</small> 3/25	<small>DESIGNED BY</small> MARK VON STRIVER	<small>DATE</small> 	<small>SCALE</small> 	<small>DATE OF DATE</small> 	<small>REVISIONS</small> 	<small>CONTROL PANEL FARNESS</small> 300 JAMA DR BURNINGALE CA 94088 408-734-6410	<small>DATE</small> D	<small>PLANT DEVELOPER</small> CONTROL PANEL FARNESS	<small>PROJECT</small> 	<small>ISSUED BY</small> 	<small>REVISED BY</small> 	<small>REVISED DATE</small> 	<small>NOTES UNLESS OTHERWISE SPECIFIED</small> 49-0026-00	<small>APP'D</small> A
--	--	--	---	------------------------------------	---	-------------------------	--------------------------	---------------------------------	------------------------------	---	---------------------------------	--	----------------------------	------------------------------	-------------------------------	---------------------------------	--	----------------------------------




PROPRIETARY <small>THIS DOCUMENT IS THE PROPERTY OF BUSH BELL AND SHALL REMAIN THE PROPERTY OF BUSH BELL UNLESS OTHERWISE SPECIFIED.</small>	DESIGN DRAWING <small>CHANGES SHALL BE MADE TO THIS DRAWING</small>	DRAWN BY A. PETRETTO	CHECKED BY MARK VON STRAVER	DATE 2-5-83	SCALE NO NET SCALE SHOWN	SHEET NO. 4	TOTAL SHEETS 4	COMPANY BUSH BELL	ADDRESS 300 JAMA DR SUNNYVALE CA 94088 408-734-0416	TITLE D	PART DESCRIPTION FAX MAIN HARNESS	PART NO. 49-0024-00A
---	---	--------------------------------	---------------------------------------	-----------------------	------------------------------------	-----------------------	--------------------------	-----------------------------	--	-------------------	---	--------------------------------

NOTES UNLESS OTHERWISE SPECIFIED


B. FAX POWER SUPPLY ASSEMBLY, 90-0075-00

<u>Item</u>	<u>Part Number</u>	<u>Description</u>
1	32-0001-00	POWER SUPPLY, 5V @ 6AMPS
2	77-0001-05	PCB REGULATOR
3	30-0001-00	XFMR STEP DOWN
4	31-0001-00	EMI FILTER
5	60-0350 00	POWER SUPPLY MOUNTING BOARD
6	51-3204-00	SCREW, #10 AB PAN HD x1/2
7	51-1204-00	SCREW, PAN HD, #6 X 1/2" LG. TYPE AB
8	55-0001-00	SPACER, #6 x .1/8 NON-METALLIC
9	50-1105-00	SCREW, PAN HD. #6-32 x 5/8" LG.
10	53-1004-00	WASHER, FLAT, #6
11	54-1100-01	NUT, KEP, #6-32
12	13-4085-00	CAP ELECT 4000 MF 50V
13	13-3364-00	CAP ELECT 33 MF 25V
14	13-6844-00	CAP ELECT 6.8 MF 25V
15	21-0003-00	TRANSISTOR 2N3055
16	21-0004-00	TRANSISTOR 2N6246
17	21-0006-00	REGULATOR 7912
18	20-0003-00	DIODE 60S1/UT 4010
19	20-0005-00	RECTIFIER, BRIDGE MDA-970-1



F. PRINTED CIRCUIT ASSEMBLY-UNIVERSAL POWER SUPPLY, 77-0009-05

1	77-0009-04	UNIVERSAL POWER SUPPLY BOARD
2	13-4085-00	CAP, ELECT. 4000MF, 50V AXIAL LEAD
3	13-3364-00	CAP, ELECT. DIP 33MF 25V + 20%
4	13-6844-00	CAP, ELECT. DIP 6.8MF 25V + 20%
5	20-0003-00	DIODE 60S1 or UT4010
6	20-0005-00	RECTIFIER, BRIDGE MDA-970-1
7	21-0003-00	TRANSISTOR, 2N3055
8	21-0004-00	TRANSISTOR, 2N6246
9	21-0005-00	REGULATOR 7905
10	21-0006-00	REGULATOR 7912
11	84-0012-00	HEATSINK
12	84-0013-00	HEATSINK
13	40-0002-00	CONNECTOR 12 PIN (WAFER HEADER)
14	50-4027-00	SCREW, PAN HD #4-40 x 3/8 LG (PHIL)
15	53-4011-01	NUT, KEP #4-40
16	37-0001-00	TIE WRAP 5 1/2"



G. LOGIC BOARD, 77-0008-05

<u>Item</u>	<u>Part Number</u>	<u>Description</u>	<u>Location</u>
1	77-0008-04	PCB LOGIC	
2	22-0001-02	I.C. 74LS00	3D, 15C, 15H
3	22-0002-02	I.C. 74LS02	1H, 6H, 8F
4	22-0003-02	I.C. 74LS04	1D, 4D, 3F, 10F, 11F
5	22-0004-00	I.C. 7407	2C
6	22-0005-02	I.C. 74LS08	5E
7	22-0006-02	I.C. 74LS11	3H
8	22-0007-02	I.C. 74LS20	2F
9	22-0008-02	I.C. 74LS21	12F, 15E
10	22-0009-02	I.C. 74LS27	7F, 2H
11	22-0010-02	I.C. 74LS32	6F
12	22-0011-02	I.C. 74LS74	1C
13	22-0012-02	I.C. 74LS112	2E, 6E
14	22-0013-02	I.C. 74LS138	5B, 5D
15	22-0014-02	I.C. 74LS139	7E, 16H
16	22-0015-02	I.C. 74LS157	14A, 14E
17	22-0016-02	I.C. 74LS161	1E, 2D, 4F, 5F
18	22-0017-02	I.C. 74LS166	12B, 12D, 13D, 14D, 15D
19	22-0018-02	I.C. 74LS193	10E, 12E, 13F, 15F, 14FM 16F, 11E 13E
20	22-0019-02	I.C. 74LS241	1A, 3A, 15A, 3B, 6B, 9B, 8C, 7D, 9E, 4H
21	22-0020-02	I.C. 74LS245	3C, 4C, 6C, 13B, 15B
22	22-0021-02	I.C. 74LS374	1F, 14B, 7C, 9D, 8E
23	25-0004-00	MICROPROCESSOR 6502	2A
24	28-0004-00	2114 RAM (1K x 4)	4A, 5A, 7B, 8B
25	24-0011-00	6301 PROM (256x4) P2L5C-1	5C
26	24-0012-00	6331 PROM (32x8) P2L6D-1	6D
27	24-0013-00	6331 PROM (32x8) HRL14H-1	14H
28	20-0001-01	1N4002 DIODE	8E, 9F, 2H
29	02-4712-00	RES. 470 OHM 1/4W 5%	1D, 2H
30	02-1222-00	RES. 1.2K 1/4W 5%	2C
31	02-1822-00	RES. 1.8K 1/4W 5%	1C, 2C
32	02-2222-00	RES. 2.2K 1/4W 5%	7E, 2A
33	02-2722-00	RES. 2.7K 1/4W 5%	1C, 2C
34	09-0007-00	RES. 220 OHM 1/8W 5% 10 Pin Sip	9E
35	09-0004-00	RES. 2.2K 1/8W 5% 10 Pin Sip	
36	09-0008-00	RES. 4.7K 1/8W 5% 10 Pin Sip	15A
37	09-0009-00	RES. 6.8K 1/8W 5% 10 Pin Sip	14A
38	23-0045-00	CAP. .01uf CERAMIC DISC	1D
39	10-1034-1	CAP. .1uf CERAMIC DISC	A/R

G. LOGIC BOARD, continued

<u>Item</u>	<u>Part Number</u>	<u>Description</u>	<u>Location</u>
40	10-1044-1	CAP. 6.8uf 25v DIPTANT	1C, 15D, 6E, 13F
41	13-6844-1	CAP. 33uf 25V ELECTROLYTIC	1C, 2C
42	13-3365-0	CAP. 470uf 10V ELECTROLYTIC	10H
43	13-4775-0	DIPSHUNT JUMPER PAKS 16 PIN	4B, 11B, 10D
44	47-0001-00	DIP SWITCH 8 POS.	16A
45	49-5002-00	CRYSTAL 11.289mhz (SERIES)	1D
46	29-0001-00	10 PIN MALE MOLEX HDR	16C, 16F
47	40-0061-00	DIP SOCKETS 16 PIN LOW PROFILE	4B, 11B, 5C, 6D 14H, 10D
48	44-1601-00	DIP SOCKETS 24 PIN LOW PROFILE	6A thru 13A, 11D
49	44-2401-00	DIP SOCKETS 40 PIN LOW PROFILE	2A
50	44-4001-00	DIP SOCKETS 14 PIN LOW PROFILE	16B
51	44-1401-00	DIP SOCKETS 18 PIN LOW PROFILE	4A, 5A, 7B, 8B, 11C 12C, 13C, 14C
52	44-1801-00	CAP 1uf DIPTANT	C45 thru C52, 5D, 2H
53	11-1053-00	RES. 220 OHM 1/4W 5%	R200, R311
54	02-2212-00	RES. 18 OHM 1/4W 5%	R300 thru R302
55	02-1802-00	CAP. 330 pf CER. DISC	5D
56		E PROM, 2732 FXL	6A
57		E PROM, 2732 FXL	7A
58		E PROM, 2732 FXL	8A
59		E PROM, 2732 FXL	9A
60	10-2214-4	CAP 220 pf CERAMIC DISC	
61		E PROM, 2732 FXL	10A
62		E PROM, 2732 FXL	11A
63		E PROM, 2732 FXL	12A
64		E PROM, 2732 FXL-6	13A
65		E PROM, 2716 FXL	11D

H. AUDIO/COLOR BOARD ASSEMBLY 77-0007-05

1	77-0007-04	PRINTED CIRCUIT BOARD	
2	22-0013-02	I.C. 74LS138	13D
3	26-0003-00	I.C. 6520	8B, 9B
4	25-0002-00	I.C. 6532	7B
5	25-0004-00	I.C. 6502	3B
6	27-0001-00	I.C. 6840	3D
7	22-0022-02	I.C. 74LS154	4B
8	27-0002-00	I.C. 8253	2B
9	22-0023-00	I.C. 4069	1A
10	22-0055-00	I.C. 4013B	1B

H. AUDIO/COLOR BOARD ASSEMBLY, continued

<u>Item</u>	<u>Part Number</u>	<u>Description</u>	<u>Location</u>
11	22-0003-02	I.C. 74LS04	5D
12	22-0001-02	I.C. 74LS00	6B
13	22-0021-02	I.C. 74LS374	1C, 11C, 12C, 13C
14	22-0024-00	I.C. 4053	2D, 4D
15	22-0025-00	I.C. 4175	6E, 73, 8E, 9E
16	22-0056-00	I.C. 4562	5E
17	22-0011-02	I.C. 74LS74	10A, 6D
18	22-0026-00	I.C. LM324	3F, 2E
19	22-0054-00	I.C. 7406	1D
20	22-0027-02	I.C. 74LS86	11A, 12A, 4E
21	22-0028-00	I.C. 4051	7D, 8D, 9D
22	22-0014-02	I.C. 74LS139	9A
23	22-0057-00	I.C. LM377	10E
24	22-0029-02	I.C. 74LS148	10B
25	22-0030-02	I.C. 74LS151	11B, 12B, 13B
26	22-0031-02	I.C. 74LS174	13A
27	10-1044-1	.1 uf. CERAMIC CAP 25V 1A	thru 7A, 9A, 11A, 13A, 1B, 6B, 9B, 11B, 1C, 11C, 13C, 1D 3D, 5D, 7D, 9D, 11D, 13D, 1E, 2E, C7, C9, C10, 3E, 5E, 7E, 9E, C12, 13E, 2F, 4F, 12F, 9E, 2E, 3F
28	10-2204-1	22pf CERAMIC CAP 16V	C1
29	10-1034-1	.01 uf CERAMIC CAP 16V	C6, C8, C11, C33, 1C
30	13-3365-1	33uf CAP, 25V, ELECTROLYTIC W/AXIAL LEADS	C13, C15, C17 thru C21
31	13-1075-00	100uf CAP ELECTRO- LYTIC 16V	C16
32	13-4755-00	4.7uf CAP ELECTRO- LYTIC 16V	C3, C4, C5
33	13-1055-00	1.0uf CAP ELECTRO- LYTIC 16V	C27, C32, C2
34	02-1822-00	1.8K RES. 1/4W 5%	R3, R4, R5
35	02-3322-00	3.3K RES. 1/4W 5%	R6
36	02-1022-00	1K RES. 1/4W 5%	R14
37	02-1062-00	10M RES. 1/4W 5%	R2
38	02-3012-00	300 OHM RES. 1/4W 5%	R1
39	02-1042-00	100K RES. 1/4W 5%	R10, R11, R12, R27 R47, 428, R29
40	02-2232-00	22K RES. 1/4W 5%	R15, R30
41	02-1052-00	1M RES. 1/4W 5%	R32 R33, R35
42	02-3332-00	33K RES. 1/4W 5%	R34
43	02-2722-00	2.7K RES. 1/4W 5%	R21
44	02-2732-00	27K RES. 1/4W 5%	R44
45	02-1322-00	1.3K RES. 1/4W 5%	R26
46	02-6812-00	680 OHM RES. 1/4W 5%	R19
47	02-3312-00	330 OHM RES. 1/4W 5%	R7, R8, R24
48	02-1612-00	160 OHM RES. 1/4W 5%	R25

H. AUDIO/COLOR BOARD ASSEMBLY, continued

<u>Item</u>	<u>Part Number</u>	<u>Description</u>	<u>Location</u>
49	02-8202-00	82 OHM RES. 1/4W 5%	R20
50	02-3902-00	39 OHM RES. 1/4W 5%	R22, R23
51	07-1032-00	10K RES. 1/4W 5%	R16, R17, R18, R42, R45
52	07-0004-00	10K POT	R9, R31, R46
53	09-0008-00	4.7K RES. PAC 10 PIN SIP	4D
54	29-0002-00	3.579545 MHZ CRYSTAL	2A
55	47-0001-00	16 PIN DIP SHUNT	8A, 11E
56	44-1401-00	14 PIN DIP SOCKET	J20, 1A, 1B, 5E
57	44-2401-00	24 PIN DIP SOCKET	3A, 4A, 5A, 6A, 7A, 2B
58	44-2801-00	28 PIN DIP SOCKET	3D
59	44-4001-00	40 PIN DIP SOCKET	3B, 7B, 8B, 9B
60	44-1601-00	16 PIN DIP SOCKET	2D, 4D, 8A, 11E, 6E- 9E, 7D-9D
61	13-4735-00	.47 uf CAP ELECTRO- LYTIC 16V	C14
62	40-0005-10	10 PIN MALE CONNECTOR	P21
63	37-0009-00	10 PIN FLAT CABLE ASSEMBLY	J2, J3
64	75-0006-00	HEATSINK STAVER V7-1	ONLY W/ LM277, LM278
65		E PROM 2716, FXA-2	5A
66		E PROM:2716, FXA-2	6A
67		E PROM 2716, FXA-2	7A
68	41-0003-00	FEMALE 10 PIN	

I. PLANE INTERFACE BOARD 77-0006-05

<u>Part Number</u>	<u>Description</u>
77-0006-04	PLANE INTERFACE BOARD
10-1044-1	.1UF CAP., 25 VOLT
22-0001-02	I.C. 74LS00
22-0017-02	I.C., 74LS166
22-0020-02	I.C. 74LS245
23-0045-00	I.C., 6116
44-1401-00	14 PIN SOCKET
44-2401-00	24 PIN SOCKET

J. MEMORY & I/O EXPANSION BOARD 77-0015-05

<u>Part Number</u>	<u>Description</u>
77-0015-04	PCB board
22-0001-02	I.C. 741s00
22-0010-02	I.C. 741s32
22-0013-02	I.C. 741s138
22-0014-02	I.C. 741s139
22-0020-02	I.C. 741s245
22-0031-02	I.C. 741s174
22-0037-02	I.C. 741s125
22-0061-02	I.C. 741s244
09-0003-00	22 Ohm Res.Pac
09-0004-00	2.2 k Sip Pac
10-1044-10	.1uf cap
13-4707-00	470uf cap ele.16v
40-0005-10	10 pin molex .156
40-0021-10	10 pin inline .100
40-0021-12	12 pin inline .100
41-0005-00	40 pin connector
44-1601-00	16 pin socket
44-2801-00	28 pin socket
23-0076-00	Data E-PROM set FXD-xx Consist of up to 24-2764 EPROMs depending on data version (xx). Location possible are 1C thru 8C, 1B thru 8B, 1A thru 8A.
24-0014-00	Prom FXD-1 12B
49-0030-05	Ribbon Cable